

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-1660	SERIAL NO. 09/810,595			
<div style="display: flex; align-items: center; justify-content: center;"> <div style="border: 1px solid black; border-radius: 50%; padding: 10px; text-align: center; margin-right: 10px;"> <b>O I P E</b>  <b>J C I B 3</b>  <b>FEB 28 2002</b> </div> <div> <b>LIST OF ART CITED BY APPLICANT</b>          (Use several sheets if necessary)       </div> </div>				APPLICANT Belford T. Coursey				
				FILING DATE March 15, 2001	GROUP <del>Unknown</del> <b>2813</b>			
U.S. PATENT DOCUMENTS								
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate		
	AA							
	AB							
	AC							
	AD							
	AE							
	AF							
	AG							
	AH							
	AI							
	AJ							
	AK							
	AL							
FOREIGN PATENT DOCUMENTS								
		Document Number	Date	Country	Class	Subclass	Translation	
							Yes	No
	AM							
	AN							
	AO							
	AP							
	AQ							
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)								
	AR		Y. Kawamoto et al., "A 1.28 symbols $\mu\text{m}^2$ Bit-Line Shielded Memory Cell Technology for 64Mb DRAMs", <i>Central Research Laboratory</i> , CH2874-6/90/0000-0013, 1990 Symposium on VLSI Technology, 1990 IEEE.					
	AS							
	AT							
EXAMINER			DATE CONSIDERED					
			6/10/02					
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								